# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

UNBECHAR (JP)

## 灬公開特許公報 (4)

(1) 中界生產企業 6 身

特開平8-125066 (())公服日 年月2年 (1996) 5月17日

(SI) far (I, "

互列起号 作用复理器号

FI

压缩表示复新

HOIL 13/17

13/11

A 6921-4E

HOIL 23/12

書堂歴末 泉田式 お求保の数4 FD

(11)出血多年

MM#6-284536

(72) 比重日

年成6年(1994)10月26日

(71)出版人 000002897

大日本的製品製金社

复双数新存区用分比复约一丁目 1 章 1 号

(71) 孔等者 八本 岩

复京总新度区市省企业的一个8.18.19

大日本印刷器式金丝内

品田 证券

更不包括霍厄尔安比契町—丁吉181号

大日本印刷的区会长内


(10)代献人 芬華士 小苔 炒美


(54) 【見明の名称】推理材止型半基体基盤とそれに用いられるリードフレーム。及び推算対止型半級体気器の包造力法

#### (\$7) (夏約)

【目的】 芝なる智慧対止型半常体象徴の高無限化、本 製品化が求められている中、中国は最高パッケージサイ ズにおけるテップのよれのモ上げ、キミは反尾の小変化 に対応させ、共称に従来のTSOP耳の小型パッケージ に智能であった支なる多ピン化を実表した数数別止数学 器体部股仓投票了4。

【状化】・中国体景子の菓子側の器に、中枢化泉子の雑 子と電気的に基盤するための内部属子部と、中華作業子 の総子側の個へ型交して外部へと向く外部登場への指摘 のための外部機を置と、森民内部電子等と外部電子等と モ運紀するほぼリード部とモー体とした江北のリード部 とそ、地震技術科学を介して、個者して設けており、点 つ。国務基長等への実施のための平田からなる外部電信 そ前記院皇のもリードの方見電子書に連結させ、少なく とも森記を思からなる方を含成の一部に甘草部より方部 に貫出させて辿けている。





(はごけぶらと世)

の双子と写気的に見ぬてもための内を双子材で、中華は 菓子の菓子町の匠へ道交してた飢へと向くた底回路への 住民のための外部電子供と、心記内部電子製とお製電子 越とを選結するは沢リードボとも一体としたリード無モ 複数器。絶縁な単初度を介して、始初してなけており。 \* 直つ。回移基底等への実まのためり半田からなる方式会 匿を印花技女のをリードの外別は子郎に連ねさせ、少な 終に最出させてほけていることを特定とする単級打止型 丰富年工艺。

【建太保2】 ・ は太保」において、平山井黒子の双子は 単語は出子の双子匠の一角の辺の時中心製具上にそって 配置されており、リードがはなかの電子を乗むように対 南し向記一対の辺にないかけられていることも特定と下 5张你们止避平远在负责。

【は水理3】 単名は至子の草子と電気的にお見てるた めの内部双子部と、力部区別と住民でっための方針双子 部と、 紅足内 登泉子郎と力登录子郎とも選及する推禁リー10 ード郎とを一体とし、以力数粒子就を、圧皮リード型を かして、 リードフレームをから医文字を一方向的に女出 をせ、対向し先は怒仰士で選は都を介しては其下ら一方 7内野森子包を攻撃広けており、点つ、3カミネチョの 今朝で、世界リード部と遅なし、一年として全年を食得 Fる外に載を立けていることをM & とするリードフレー

【辞求項(】 本選件気子の質子飲の能に、本選件食子 1萬子と常気的に慈禧するための内閣は子群と、年後は 子の超子側の面へ変交してお祭へと向くお記復襲への 18 統のための外配以下部と、京兄内部は子製と外配量子 、とそ延延するは武リード節とそ一年とした元をのリー 鮮とモ、姶及住着れ席を介して、日本して立りてお . 且つ. 医語書紙等への実収のためのキ田からなるガ 電信を収記技数の各リードの外型及子部に連絡をせ、 なくとも森及年田からなるの名を徒の一郎は御倉部と 外部に高出させて及けている資源計止型率組件を置め を万能であって、少なくとも。(A)エッテングDI で。辛募体表子の電子と電気的にに基するための内容 予部と、外部国際と推議するための外部電子部と、AL (1) チから多ピン化に対しても陥れが見えてきた。 1 蘇端子部 と外部は千郎とも連帯する技术リード的と - 体とし、双外型粒子包モ、移成リードをモ介して、 - ドフレーム面から意文する一方所断に京出させ、ガ - 元朝部原土で連結館モ介しては故てる一対の内官は 5を被反応けており、且つ、もれ草電子部の外側で、 1リード群と連結し、一年として文件を存存する力の 及けているリードフレームモル包する工程。(B) 1リードフレームの外製菓子の例でない面(京都)に :材を設け、打ちなき金型により、対応する内閣電子

けられた絶異なるを用ちばず、リートフレームのけを30 かれた意分が主要はまその第三部にくるようにして、丸 記憶与はもかして、リートフレーム文件を40以上でへ 原以する工程。 (C) ツードフレームの方向RE会U本 星の取分を打ちばできかによりの飲料金でもご覧。

(D) 丰富は生子の電子部と、切断されて、そのはま子 へ原料された内包は子供の元本郎ともワイヤボンディン グしたほに、 形容により方面減予制度のみも方面に収出 コウエタはそ料止する工程。(E) 取扱が軽に反応した くとも内記中田からなる方式を係の一度に呼吸型より方。10、方面電子型面に中田からなる方式を指えばまする工物。 とも含むことも時間とする物理対比を主義な名誉のだる 7 E.

(見勢の耳縁な広帆)

100011

【産業上の利用分針】本尺単は、半点なま子もなどであ 御庭針正整の単項(な名は(プラステックパッケージ)に 減し、共に、実は正成を向上させ、立つ、多ピン化に力 応できる本語の単葉とその以正方法に成てる。

【従来の任前】近年、年末は衣はは、不具様化、小型化 は新の進歩と電子競技の本性軟化と見得足小化の傾向 (時度) から、LSIのASICに代表されるように、 まずます本葉状化、本葉具化になってきている。これに はい。リードフレームモ無いた対比型の半端RRをブラ - ステックパッケージにおいても、その民兄のトレンド M. SOJ (Small Outline) - Lead ed Package) PQFP (Quad Flat PPCFFEE) のような意味実装型のパッケージを 基で、TSOP (Tin Small Outline Packagc)の以及による母型化モ王母としたパ ッケージの小型化へ、さらにはパッケージ内包の3次元 化によるテップを約33年由上を目的としたLOC(Le ad On Chip) の鉄道へと延展してせた。しか し、都蘇封止型羊端食品度パッケージには、深度性化、 革養的化ととしに、更に一度の多ピン化、有効化、小質 化が求めらており、上記変更のパッケージにおいてもチ ップ外展部分のリードの引き回しがあるため、パッテー ジの小型化に展界が見えてきた。また、TSOPBの小 タパッケージにおいては、リードの引き回し、ピンピッ

[00001

(発明が解放しようとする数数) 上記のように、異なる 推摩針止型平点を复置の高泉は化、芹様菜化が求められ ており、駅間対止型半線体電響パッケージの一層の多と ン化、発質化、小型化が求められている。ま発明は、こ のような状況のもと、中毒食品質パッケージサイズにお けるテップの占有本を上げ、申請は収回の小型化に対応 させ、田黒高板への女皇高位も低減ででも、から、田林 士を接続する基格部とは正規部に対応する位置に立った。 まはお皇底を投票しようとするものである。また、所称

には息のすSOPRの小型ハッケージに個質であった更 なる多ピン化も実現しようとするものである。 100041

【は冠を解決するための年段】本発送の歌舞対止要する 仏芸皇は、 年頃は京子の世子例の節に、 年頃は京子の選 子と写気的に結論するための内部電子部と、平途は妻子 の以子前の面へ正文しておおへと向くおお乞持への技法 のための外部被子以と、前記内部電子群と外部電子部と モ運発する技成リード低とモー体とした狂気のリード的 つ。但是基本有べの実装のための本田からなる方式を感 モ 向足万良の古リードの力量は千里に温易させ、少なく とも武紀年田からなる角景電話の一部は保賀家より角部 に異出をせて立けていることを発量とするものである。 南。 上記において、内容電子舞と力製菓子製とモー作と した江泉のリード部の配列を中国お黒子の電子側面上に 二次元的に配列し、外野党皇町モキ出ボールにて思れて SCEELDBOA (Ball Cric Arra y) タイプの部群対比数半端は基連とすることもでき ٥.

【0005】そして、上尺において、半年は京子の電子 は中語体表子の親子部の一弁の辺の其中心都満上にそっ て配配されており、リード部は富良の菓子を挟むように 対向し収記一対の辺に沿い立けられていることを共産と するものである。また、ま党戦のリードフレームは、 訳 韓針止収半級体款意用のリードフレームであって、平線 体裏子の電子と電気的に結合するための内部電子群と、 外部国外と征託するための外部属子思と、彩記内部属于 部と外部城下部とそ近はするな政リード群とモー体と し、広わ区域子男モ、住政リード部モ介して、リードフ 20 レーム部から意义する一方向銀に交出させ、対向し先達 製用士で連絡部を介して世式する一分の内が成子部を及 敵意けており、 且つ、 もか多粒子供の外側で、 往放リー ド部と選問し、一体として全体を保持する方の部を設け ていることも外理とするものである。点、上足リードフ レームにおいて、内部電子部と力を電子部とそれを基础 丁る 旅駅リード部とモーはとした最みを改立リードフレ 一ム部に二次元的に記入するしておぼすることにより8 CA (Ball Crid Array) 9470HD 対止数年塔作な産用のリードフレームとすることもでき 8.

【0006】 本民帆の旅路対止仮半端年収益の製油方柱 は、中部作品子の総子例の間に、中部は点子の総子とな 気的に起源するための内部並予部と、半年年度子の集子 朝の書へ延交してお客へと向くおぎ書幕への住席のため の外部総子製と、以記内部総子部と外部総子部とを選絡 する後載リード値とモー你とした気息のリード部とモ、 絶異後者料理を介して、数写して急げており、反つ、値 発品価等への実生のための年田からなられまを居を収定 産業の各リードのの点は千年に改立させ、ルバノスもの、い

兄も色からなるの意でもの一番は変質はよりの思いる。 させて低けている制度対応数率は成果等の設定方法です って、少なくとも、(A) ニッチングだまにで、 a ai u ま子の本子と名気的にはまてうための内部電子 ほと、 ち 単四等と発展するための方式選子はと、 応父内部女子名 とかれ位子民とを選れても方だりード民とモーはとし、 **はお鮮森子郎を、DRリードはも介して、リードフレー** ムボから正文する一方向的に兵士でせ、 方向し 元双配馬 まてきはほぞかしては尽てる一月の内は双子 町 をおせる とを、絶縁は異な層を介して、思想してなけており、直(10)けており、直つ、もた星飛子群の方向で、豚原リート部 と連吊し、一年として全身を保持する力や用を思けてい ろりードフレームも作品でる工能。(8) 貯泥 リードフ レームの方式は子芸剣でない最(新聞)に 地名 月 を吹 け、打ちはを会型により、対向する内閣ル子の国士を放 数する連母都と以連母単に対応する位置に設けられた地 中午と七月ちはも、リードフレームの打ちはかれた彫分 が申請は菓子の菓子単にくろようにして、お兄び年代を 介して、リードフレーム全年モネ選件エチベル数する工 権。(C)リードフレームの九章草を含む不复の部分を 打ち反き金型により切断終金する工程。 (D) 平端体療 2.0 子の君子兵と、切断されて、キ塩は京子へな歌された内 蘇原子科の先輩感とモワイヤボンデイングした後に、何 雄によりが最終子が正のみそが単に意比させて全体を封 止する工程。(E) 数記がおに食出したが蘇維子製薬に 平田からなうりは気軽を作りする工品。 とそさ ひことそ 特殊とするものである。

[00071

【作用】本尺柄の登録好止気を選件を包は、上記のよう な状態にすることにより、半年年収録パッケージサイズ におけるテップの占有事を上げ、中華は名間の小型化に 対応できるものとしている。かち、半年片女母の田井基 底への食気を放毛症状し、密集る底への実象を皮の向上 を可能としている。なしくは、内部電子部、外部電子部 とそ一件とした江田のリード書も半年年生子部に始始後 らっつせ分して自定し、 似紀九郎オ子郎に半部からなる 乃部電弧部を連絡をせていることより、似度の小型化を 雑成している。そして、上記の思からなられば電板部 を。 卓越作者子面に以平方なるで二大元的に配択するこ とにより、キネかな名の多ピン化を可能としている。 エ 西からなる方式を延載を中田ボールとし、二次元的には の意思を表表した場合にはBGAタイプとなり、 中 選件重量の多ピン化にも対応できる。また、上記におい て、中部体系子の幾子が申请はま子の幾子部の一分の辺 の時中心部員上にそって配包され、リード部は確保 の単 子を乗むように対向し収収一分の辺に思い及けられてお り、展示な構造とし、豊富性に激した構造としている。 本党界のリードフレームは、上足のような映成に 下るこ とにより、上記をお封止者を宣布を表の知道も可能とて ろものであるが、追せのリードフレームと民様のエッチ

とがてもる。 本見経の世界には気を占れる正のなる方法 は、上記リードフレームを思いて、リートフレームの力 武以子記的でない色(色色)に足及りを置け、行ちはも 重要により、万円する内部双子が向まを展界する選及数 とは連基的に対応する意識に置けられた発量化とそれら はき、リードフレームの月5ほかれた部分が平温は夏子 の菓子郎にくるようにして、前記度単科を介して、リー ドフレーム全体モギ軍は五子へ信頼し、リードフレーム の外や却も含む不多の足分を打ちはさまだによりの試験 去でうことにより、内部セチとカロ母子を一片としたは、10 Mには爪できるしのである。ま実場点においては力がな うモダロエの尺久で上に行むした。 で見 味の、ギのはま 星の小型化が可能な、且つ、多ピン化が可能な既終料止 製牛導化基底の作賞を可託としている。

【天拓列】本見朝の世段封止型半年在草屋の天石界を以 下、回にそって双列する。回1(3)はま実定的展立的 止型半高体気量の紙を数は区であり、BD(b)は食食 の森状でである。日1中、100に甲が打止左右をは 度。101以中区位置于,102以7~F点、102A リード部、101Aに双子郎(パッド部)、103ほう イヤ、104は絶縁度常料、105は個質点、106は 半田 (ベースト) からなるガロミ狂である。 士実覧判据 羅封止型半端体盤値は、疑惑するリードフレームを無い たもので、内質核子部102A、力質は子部1028モ 一体としたも中型のリード部102モ多型年間弁禁子1 0.1 上に地球性程材 1.0 くそかして厚載し、直つ、外部 数子點1028先に今田からなるの年を任を配及却10 5 より丸貫へ兵出させて立けた。パッケージを住が料率 選挙を戻の節後に得当する形践打止型キモルと記であ り。回路基底へ放射される点には、半田(ベースト)を **俗似。国化して、力型電子第1028かかま症料と電気** 的比较级老九名。本文指的歌戏对止似乎都许甚是过,包 1 (b) に示すように、単独体ま子』01の電子製 (パ ッド部)101人は中省年末子の中心はしはそろれ向し て2回づつ。中心無しに扱って配包されており、リード 質102も、内部電子部102人が収記電子部(パッド 益) に知った位置に半部件数子(0)の面の方列に中心 する飲み対向するように記載をれている。 外配電子制 ) D 2 B は内部電子包102人から住戻リード部102C (8)ドフレームをは300の展示に係れれのレジスト301 を介して耐れて意味し、ほぼ半年はま子の歌節までに意 - た位置で 半点作を子面に庭欠する方向に、 豚属リード 1020かし子に色がり、ガ系は子裏1028は七の丸 まに位置し、半年年生子の伝に平万な伝方内で一次元的 :配列をしている。かち、中心はしも飲みで刃の力が最 <sup>-</sup>暦102日の配列を設けている。そして、8カビロ子 『仁蓮越させ、平田(ベースト)からならの江北岳10 ・毛刺攻撃105よりガゼに点出させて立けている。 1. 絶疑原理材 1 0 4 としては、 1 0 0 μ m 原のボリイ

•:: .•

と前) も思いたが、他には、シリコンズルボリイミドリ TA1715(住在ペークライトは式会社)や単理化会 原基尼州C52C0(巴州新延民民会社共制) 英加加堡 けられる。上尺末だれては、 キ田ペーストからなるれば 女性であるが、 この気分にキ 巴ボールに代えても良い。 点、本業民的監視到止数率減化な回ば、上記のように、 パッケージ配理が数率退保金金の正確に発送する。心理 的に小変化されたパッケージであるが、耳ろ万向につい ても、味)、0mm乗以下にすることができ、 足気も向 甚至も、4点点更子の電子器(パッド数)に用いて弁に 尼州したが、本連な忠子の菓子の位在も二次元的に配在 し、大郎原子配と外部原子製との一体となった魅力を頂 章。 本語は京子の章子を制に二次元的に配列して存在す もことにより、本選位を子の、一種の多ピン化に十分対 ETES.

【0009】 広いで、主見男のリードフレームの玄英病 を思げ、包にもとづいて武勢する。 本来場所リードフレ 一上は、上尺大筋質半温度な歴に用いられたものであ は内部以子部、1028は外別様子部、102Cは体統。10.5。配2は実施例リードフレームの平圧配を示すしの で、割2中、200はリードフレーム、201は内部な 子鄉、202ほの都無子郎、203ほぼ数リード部、2 0.4は高紅色、2.0.5 ほがた部である。リードフレーム は428全(Ni42%のFc8金)からなり、リード フレームの反さは、内部位于官のみる程序的です。 0.5 mm。力量租子部のある原典部で0、 2 mmである。内 部級子部の対向する先端部間出土を連続する連絡部205 も深肉(0、05mm厚)に形成されており、ほ逆する 本基件禁ませか数する無の打ちはを金叉にて打ちはさし は九状であるが、これに産走はされない。また、リード フレームタHとして42合金モ無いたがこれに発定され ない。異志さまでも良い。

【0010】 次に、上記宮幕共リードフレームの製造方 及を聞を点いて放車に改勢する。 都もは本会場的リード フレームを包装した工程を示したものである。先で、4 28金 (N142×のFe8金) からなる。#20. 2 **州州のリードフレーム京賞300モ印賞し! 紙の出版モ** 駅間号を行い合く点件の取した(即文(a)) は、リー モ虫ポレ、収益した。(BD 3(b))。

**まいて、リードフレームまは300の無度から糸足のパ** ターン庭を思いてレジストの原定の親分のみに収光を行 った疑。灰色蛇壁し、レジストパターン301人をお成 LC. (B) (c))

典レジストとてしは意文応化を収金社会の平方数数状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパターン301Aモ制度製造業として、57°°C、 ド系の熱可型性がを取出M 1 2 2 C (B立た成長医療)10 月300の産産からスプレイエッチングして、わわかは

の本面区が配えに示されるリートフレームもはなした (23 (c)). E2 (b) OB. E2 CA) - A2 E おける原産区である。このは、レジストモ米皿したほ。 氏仲亞鬼を取したは、原之の世所(内部は子紀分を含む 様似)のみにまメッキを見を行った。(DI)(e)) 曲、上記リードフレームの普通工法においては、図 2 (b) に示すように、厚た部と具た都も形成するため、 力 配電子形成面 飲からのエッチング (成分) を多く行 い、反対匹配からは少なのにエッチング(耳台)を行っ た。また、セメッキに代え、様メッキやパラジウムメットは、食の中田が残られれば良い。 キでも長い。上之のリードフレームの自正方法は、1ヶ の半導は名誉を作数するために必要なリードフレーム! ケの製造方法であるが、後末は主意位の節から、リード フレーム無以モエッテングのエするは、 都2にボナリー ドフレームを複数機器付けした状態で作製し、上記の工 姓を行う。この場合は、図2に京丁外幹部205の一郎 に選及する仲科(配売していない)モリードフレームの 外側に設けて延付けはせとする。

【0011】 本に、上足のようにして併収されたリード フレームを思いた。本見略の指揮対止型中温体表度の型 18 遠方はの実施例を殴にそって放送する。 図4は、ま実施 興服証針止型中級体性品の製造工法を示すものである。 回るに示すようにしてか収されたリードフレーム400 の外部電子部402形式器(音器)と対向する基础に、 ポリイミド系無理化型の絶益なぞれ(チープ)40) (日立化成株式会社型、HM122C) モ、400° C. 6 Kg/m' で1. 0 か充圧率して貼りつけた (型 4(a))。この状態の不至回を図らに示す。この比力 ラはき全型405A、405Bにて(図4(b))、非 南丁省内部進子群の先輩既を認給する選及証403と、 その部分の絶数性を14(テープ)401とそりちせい た。 (四4 (c))

大いで、ガロ门ちほどお上び丘草県企型406人、40 6 日を用い、介わ似404そさひ不足の配分を切り似て (簡4(d))と取時に、純単江早以404そ介して本 終齢素子407上にリード番408の急圧をモ行った。 (数4 (e))

尚。この御4(d)に示す。ほぼリードとを応してリー ドフレーム土体を文人でいるのだお204そまび不良の 部分を切り取しは、智力対比したほに作っても良い。こ (0 の場合には、送水の半層リードフレームを用いたQFP パッケージ等のようにダムパー (B示していない) モゴ けると良い。リードは410モキ席を菓子411へ存在 した後、ワイヤー414により、キョルステの双子(パ TES 411ACU-FE4100MIRT410AC を電気的に経典した。(日《(1)) その後。所定の主要を用い、エポキシネの皆な415で リード書410の万里は子郎4108のみモ兵比をせ で、土井を封止した。(即4(g))

ここでは、異点の主型(日本していない)を思いたが

死之の節(外部卒子郎)も立し部在月止てまれば、シア しもとなべを養としない。ないで、食出されているか食 Q子郎410B上に年田ペーストモスクリーン印刷によ り生木し、半田(ペースト)からならの武司艦616モ 作品し、本見別の製物が入止型単連作品度を作品した。 (B4 (h))

ŧ

母。 年田からなる方郎交塔(16の作者に、スクリーン 印刷に見えされるものではなく、リフローまたはポッテ イングギでも、 医腎基度と半温は名ぼと のお取じと 夏な

#### [00121

【発明の別品】 本見明は、上記のように、 更なる訓練質 止型申請申款屋の富貴性化、富貴能化が求められる状況 のもと、平端弁禁御パッケージサイズにおけるテップの 古有単毛上げ、宇装弁芸芸の小型化に対応させ、自然基 低への実在都存を症死できる。即ち、回路高低への実験 芒広を向上させることができる森体基度の資料を可能と したものであり、RMに女虫のTSOP年の小型パッケ ージに個具であった更なるまピン化を実現した製作料止 型平式体以産の提供を可能としたものである。

#### 【中面の水をな炊物】

【図1】実施病の複数引入製料は存む値の数数試面図及 化复数医以热

【日2】大馬門のリードフレームの年回日

【図3】 共和州のリードフレームの製造工程図

【劉4】大馬町の旅路対止至年級弁察長の製造工製部

【図5】 実施例のリードフレームに絶及技者がモ貼りつ けた状態の革命は


#### 【符号の説明】

301

0 100	表面对下高本意味在區
101	<b>华基作业于</b>
101A	電子部 (パッド部)
102	リード部
1 0 2 A	- M M M + M
1 0 2 B	外部电子部
102C	カボリード部
103	71+
104	<b>冷静器电</b> 机
1 0 5	. MAR
106	中田(ベースト)からなるガガ
2.権	
200	リードフレーム
2 0 1	<b>六 新油干部</b>
202	力 学址干部
2 0 3	ほだリード部
204	建双条
2 0 5	ភគ្គ
300	リードフレームまれ

レジスト

\* \*\*\*\*.



### Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### [TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame Used Therein, and Fabrication Method for the Resin 5 Encapsulated Semiconductor Device

#### [CLAIMS]

20

\*\*\*\*

- A resin encapsulated semiconductor device 10 comprising:
  - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that 15 is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and
- outer electrodes each connected to the outer terminal 25 portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:
- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

5

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

er carrier and an expense recovery

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

4

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

20

# [DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

### 10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or OFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

::. • • • • •

10

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. (Ball Grid Array) type resin embodied into a BGA encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

20

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contraction

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### [FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate above the mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

#### [EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 the reference numeral 100 cenotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou'er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

10

15

20

25

As mentioned above. the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase 25 resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e alternative growing to the second of the s

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an ambodiment of the present invention will be described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6  $Kg/m^2$  for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

8-14500

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

10

15

20

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

## (EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

The State of the S